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Abstract 
CMOS Negative Resistance Circuits 
Vishal Patel 
Active resistors in VLSI technology have grown in stature as they enable the 
design of large resistive loads without using excessively bulky resistors, or a high voltage 
supply. Active resistors designed in CMOS technology have the property of being 
voltage controlled, which permits the design of negative resistance circuits. A negative 
resistance circuit has the property in which the current is a decreasing function of the 
input voltage, and has an I-V curve with a negative slope. They have the potential of 
being a key building block for larger electronic systems in VLSI technology, with 
applications in various fundamental circuits such as amplifiers and oscillators. 
A detailed characterization of negative resistance circuits is presented in this 
thesis. Important large and small signal characteristics, including noise, linearity and 
power consumption are investigated. A strategy for designing wide bandwidth active 
resistors is proposed with supporting analysis. Key stability issues that have not 
previously been reported are brought forward and the stability of larger circuits that 
accommodate a negative resistor are investigated. To conclude the thesis, design 
applications in which negative resistors have been used to improve the performance of 
larger electronic systems are demonstrated. These include the design of a low phase noise 
current mode oscillator and a high bandwidth inverting feedback amplifier. 
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Introduction 
1.1 Active Resistors in IC Technology 
The use of active resistors for VLSI and IC design has become increasingly 
popular in recent years. Active resistors are resistors that are formed with active devices 
such as MOS or BJT transistors. The simplest design of an active resistor is by 
interconnection of the input and output terminals of a transistor, which converts the 
transconductance of the device to a driving point conductance. This can be achieved in a 
MOS transistor by connecting the drain and gate terminals together. Using this technique, 
resistors of values ranging from a few kilo ohms to tens of kilo ohms can be achieved. 
Higher resistance values can be obtained by simply using the output resistance of the 
active device, such as rds of a MOS transistor. These forms of resistances are especially 
suited in design of simple single stage amplifiers and simple current mirrors as seen in 
Figure 1.1. 
In Figure 1.1(a) the p-channel current mirror (M2 and M3) serves as an active 
load for the n-channel common source amplifier. The resistance seen by the common-
1 
source amplifier will be approximately equal to rds2. Similarly, for the cascode current 
mirror of Figure 1.1(b), M2 serves as the active load for the current mirror formed by MO 
and M3. The use of such active devices allows the design of large resistive loads without 
the presence of excessively bulky resistors or a high voltage power supply. As a result, 
for a given power supply a larger voltage gain can be achieved when utilizing an active 
load than would be possible if a discrete resistor were used. 
M3 















Figure 1.1 - (a) Common source amplifier (b) Cascode current mirror 
Active resistors designed in CMOS technology have been widely used for VLSI 
technology. The conversion of a transconductance amplifier to a driving point impedance 
is a common configuration that is utilized. The use of CMOS circuits enables the design 
of active resistors with variable resistance values that are voltage controlled. Voltage 
controlled resistors have become extensively popular for VLSI technology, and are 
preferred over resistors made with silicon wafers or diffused resistors. Silicon and 
2 
diffused resistors are fixed in value and are much larger in size, which is undesirable for 
VLSI applications. A single MOS transistor is the simplest form of a voltage controlled 
resistor, where the resistance between the drain and source of the device is controlled by 
the gate to source voltage. CMOS technology allows the design of more complex circuits 
in which multiple voltages determine the output of the system. 
1.2 Negative Resistance in VLSI Technology 
The DC power supplies of the circuit that control the value of the resistance also 
influences the polarity, which permits the design of negative resistance circuits. A 
negative resistance circuit has the property in which the current is a decreasing function 
of the input voltage over a certain range of voltages, implying an I-V curve with a 
negative slope. They have the potential of being a key building block for larger electronic 
systems in VLSI technology. The tunnel and Gunn diodes were the first ever negative 
resistance devices (introduced in the late 1950s), after which numerous alternate and 
improved circuits have been reported [l]-[7]. Extensive research in this field is a result of 
applications in numerous electronic systems that are essential components in VLSI 
technology [6]-[10]. 
The most common application of negative resistors is the correction of non-ideal 
behavior of an electronic system caused by parasitic impedances introduced in the final 
design. The presence of these parasitic resistances degrades important performance 
characteristics such as DC gain and bandwidth. Negative resistors are used to overcome 
these limitations and improve the specifications of the system. Examples of this 
3 
application, where a negative resistor has been used to improve a particular characteristic 
of a larger electronic system are presented below. 
1.2.1 Application in OTAs 
An OTA (operational transconductance amplifier) is a device that produces an 
output signal current for an input signal voltage, and is an essential device in VLSI design 
involving analogue signal processing, in particular for design of current mode filters. A 
vital performance factor in the design of these devices is the DC gain, which is limited by 
the parasitic resistances at the output terminal. It is critical to compensate for these 
parasitic resistances in order to achieve high performance filtering when the device is 
used for the design of active filters. A negative resistance load has been used to design a 
linear fully balanced voltage-tunable CMOS OTA with large DC gain and bandwidth [6]. 
The block diagram of the design is shown in Figure 1.2. Not only is the negative 
resistance load used to compensate for the parasitic output resistance of the non-ideal 
OTA, but it also compensates for the parasitic resistance of the non-ideal input source. 
Figure 1.2 - OTA-C integrator with negative conductance output stage 
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The negative resistance load is implemented using an OTA by introducing local 
positive feedback between the output terminals, which is shown in Figure 1.2 as the GM2 
stage. This technique enhances the gain of the OTA-C integrator without the addition of 
any internal nodes that would generate parasitic poles; hence the frequency performance 
is not significantly sacrificed. The entire network is simulated in SPICE using the 2 
micron process technology. Simulation results show that for a 5 volt power supply the 
DC gain of the OTA-C integrator is kept well above 55 dB depending on the values of 
the control voltages used. The OTA was tested in the design of a third order elliptical 
filter, producing a bandwidth of up to 50 MHz. 
1.2.2 Application in Operational Amplifiers 
Operational amplifiers represent a highly influential building block for VLSI 
systems, and are commonly used for the design of active voltage-mode filters. The 
parasitic resistances introduced in the final design affect the DC gain and bandwidth of 
the amplifier. A negative conductance, which is connected at the output stage to 
compensate for the finite output resistance, has been used to design a very high DC gain 
operational amplifier [8]. 
Several other techniques for DC gain enhancement of OTA's and op amps have 
been suggested, however the use of a negative conductance output stage produces the 
best results without major bandwidth compensation. A commonly used alternative is the 
folded-cascode structure [11]. Though this approach does not sacrifice any bandwidth, it 
does however limit the drain-source resistance which decreases as a result of the large 
5 
bias current and short channel length transistors. To overcome this effect, a triple cascode 
output stage was suggested [12], however this approach limited the output swing of the 
device. The use of a negative conductance output stage will produce a high DC gain 
without degrading the frequency performance, such as the unity-gain frequency. 
1.2.3 Application in CMOS Oscillators 
Transconductance amplifiers and operational amplifiers are often used for the 
design of CMOS oscillators in VLSI technology. The parasitic resistances of these 
devices affect key performance parameters of the oscillator such as the quality factor and 
the phase noise. A negative resistor has been used to design an ideal coupled CMOS 
neural oscillator [9]. The oscillator, shown in Figure 1.3, was designed in AMI 0.5 
micron technology using two operational transconductance amplifiers and two capacitors. 
Figure 1.3 - CMOS neural oscillator designed with negative resistor 
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The non-zero output conductance of the OTAs result in the output waveform of 
the oscillator converging to a fixed point. A negative resistor is placed between the two 
output terminals to overcome the parasitic output resistance of the OTAs, thereby achieve 
a sustained limit cycle oscillation. The configuration utilizes a non-linear CMOS negative 
resistance as a current supply to compensate for the charge consumed through the output 
conductance. 
1.2.4 Application in Voltage Reference Networks 
Voltage reference networks are essential analog building blocks for VLSI and IC 
technology, and are often used for circuit biasing. A voltage reference network supplies a 
fixed DC voltage of known magnitude that is temperature independent. Often it is 
required to source more current than is available from the reference network. One 
possible solution is to cancel the load by making it appear as a large resistance. Once this 
is achieved, the remaining part of the load is compromised of any capacitance that may 
be in parallel with the resistive load. A negative resistor has been used to achieve the load 
cancellation in the design of a high output drive voltage reference network [10]. 
Placing a negative resistor of equal magnitude in parallel with the resistive load 
makes the effective load resistance infinite, with the load now appearing entirely 
capacitive. In using this design, which is presented in Figure 1.4, there is negligible 
output error as opposed to other possible approaches such as using a unity gain buffer 
amplifier. Tests performed on an ultra-stable reference driving 15 mA of current showed 
that adding the negative resistance enabled the reference to drive 50 mA of current or 
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more [10]. Load cancellation also minimizes drift current due to self heating caused when 












Figure 1.4 - Voltage reference network designed with negative resistor 
In the above discussion we have demonstrated the importance of negative 
resistance circuits in VLSI technology. The negative resistance is used to correct non-
idealities of important building blocks such as op amps and OTAs. These non-idealities 
degrade the characteristics of larger electronic systems that are designed with these 
building blocks. In the following section some of the negative resistance circuits that 
have been reported to date are presented. 
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1.3 Some Negative Resistance Circuits in CMOS Technology 
Some of the negative resistance circuits that have been reported in recent years 
are presented in this section. Advantages of the particular negative resistance over other 
proposed circuits are discussed where possible. The schematic, expression of the 
equivalent resistance, and the simulation results of the negative resistance networks are 
presented, along with a brief description of the application in which they were used. 
1.3.1 CMOS Bilateral Floating Resistor [1] 
The schematic of a CMOS bilateral floating voltage controlled resistance circuit 
having both positive and negative values is shown in Figure 1.5. 
fop ^ _ _ ^ ^ _ _ _ ^ _ _ _ _ , 
15 L -A"1" K>" J ^ U E " M2&J M21 L M 2 i l M23 L J*, 
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Figure 1.5 - Bilateral floating resistance circuit 
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The expression for the large signal resistance is given as [1] 
R ...
 vx - Vy - i . . . (1.1) 
It is seen from (1.1) that the resistance is made negative by setting the control voltage Va 
greater than VC2. It is also observed that the equivalent resistance is independent of the 
threshold voltage of the transistors; therefore R could be realized precisely so long as the 
device matching is perfect. The resistance will however be sensitive to temperature and 
process variations. 
The circuit was simulated using HSPICE (level 28) for a 5 volt power rail, with 
the results presented in Figure 1.6. The I-V curves of Figure 1.6(a) portray an equivalent 
negative resistance ranging from -1.21 MO, to -oo could be realized. Figure 1.6(b) 
presents the frequency response of the circuit showing a gain of-6 dB and a bandwidth of 
100 KHz. The voltage gain at the output of a simple circuit consisting of a series 
connection of two resistors, with one being the negative resistor, is used as a test bench to 






























Figure 1.6 - Simulation results of bilateral floating resistance circuit (a) DC 
simulation (b) Frequency simulation 
The proposed circuit was tested using a simple inverting feedback amplifier [1]. A 
negative resistance of value -1.6 Md was employed as the input resistor and a positive 
resistance of value 0.8 MQ. was used for the feedback resistor. Both resistors were 
designed with the proposed circuit of Figure 1.5. Simulation results for an input sine 
wave of frequency 80 KHz concluded that both resistor designs functioned as expected. 
1.3.2 Voltage Controlled Negative Resistance Load [6] 
A negative resistance load designed with a differential pair of MOS transistors is 
shown in Figure 1.7. The negative resistance is created by introducing local positive 
feedback between the two output terminals. 
11 
Figure 1.7 - Negative resistance load 





This result is valid as long as the transistors operate in their saturation region; hence there 
is a limit on the output of the network, which is given by [6] 
K 3 ,„ „
 v vDD - vA V
«* sJf-7(^ -Vj -KP 4 ...(1.3) 
where I = 2I0 is the bias current provided to the active resistor. 
The simulation results in the form of I-V curves are presented in Figure 1.8. The 
simulation was performed using SPICE level 2 with transistors having a W and L of 12 
urn and 2 urn respectively, and a power supply of VDD = 5 volts. The control voltage VA 
was varied from 4 volts to 4.75 volts, producing a negative resistance ranging from -122 
12 
KD to -12 KX2. This particular negative resistance circuit was used in the design of a 
linear fully balanced OTA that was described in Section 1.2. The negative resistance was 
used to cancel the parasitic output impedance of the OTA and enhance the DC gain of an 
OTA-C integrator. An integrator with a DC voltage gain well over 55 dB was designed. 
Figure 1.8 - Simulation result of negative resistance load 
The negative resistance circuit produces nonlinear negative resistance loads for 
common mode signals. An alternate circuit that achieves improved linearity is shown in 
Figure 1.9 [6]. 
13 
Figure 1.9 -Modified negative resistance load 





and the range of the output voltage is limited by 
KU^J~~3(VDD-VA)2 -KO-VA) -0.5) 
A comparison between (1.3) and (1.5) shows that this modified negative 
resistance circuit has double the linear output signal range. This is also seen from the 
simulation results shown in Figure 1.10, where it is observed that the curves have 
14 
linearity over a broader voltage range. Identical simulation parameters, control voltages, 
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Figure 1.10 - Simulation result of modified negative resistance load 
1.3.3 Voltage Controlled Floating Negative Resistor [2] 
The floating resistor presented in Figure 1.11 has been designed using a new 
technique in negative resistance circuit design, which is based on the bisection of the 
input voltage. This technique allows the design of a fully floating voltage controlled 
resistor with wide input range, negative slope I-V curves passing through the origin, and 
very high linearity. The negative resistance is formed using a voltage controlled current 




Figure 1.11 - Floating negative resistor 




I in 2IDSSVC 
...(1.9) 
where Vp is the pinch off voltage and IDSS is the saturation current of the JFET. It is 
indicated from (1.9) that if the control voltage Vc is negative, we have a negative resistor 
with equivalent resistance that is inversely proportional to this voltage. The VCCS with 
current Ivccs = ~2I DSSVDS IVP for this circuit was designed using a class AB bipolar 
implementation of the first generation current conveyor and a resistor Rycc^-^p^Dsi- F° r 
integrated circuit design, it is useful to determine the saturation current and pinch off 
voltage of the JFET, and then realize Rvccs discretely. These two components can then be 
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added separately to the integrated circuit. This is done as the value of the saturation 
current and the pinch off voltage of the JFET are fairly unpredictable. 
PSPICE simulations were performed to analyze the operation of the proposed 
circuit. A J2N5364 model JFET was used, along with an LF365 model operational 
amplifier with a 10 volt power supply and Resistor Rvccs of value 371 Q. Figure 1.12(a) 
shows the I-V curves resulting from the DC sweep of the input voltage from -5 volts to 5 
volts, and the control voltage from -7.5 volts to -10 volts. The simulation result shows 
that an equivalent resistance ranging from -577 Q to -432 Q, is obtained. The frequency 
response for an input voltage of 5 volts is shown in Figure 1.12(b). The control voltage 








300+ T r 
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Figure 1.12 - Simulation results of floating negative resistor (a) DC simulation (b) 
Frequency simulation 
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There could be several possible applications for this proposed negative resistance 
circuit, such as design of amplifiers and oscillators. The circuit could be ideal for AC 
applications as biasing techniques would not be needed because the negative resistance 
has parameters that can be adjusted to the required circuit specification, and has an I-V 
curve that passes through the origin. Another possible application is in the use of 
resistance measurements. 
1.3.4 Voltage-to-Current Transducer Negative Conductance [7] 
A voltage-to-current transducer (VCT) is a device that produces an output current 
for a given input voltage, and falls under the category of transconductance devices. The 
VCT is designed using CMOS transistors operating in their respective saturation regions, 
with the output current being proportional to two differential input voltage signals. The 
schematic of a differential in single ended output (DISO) VCT is shown in Figure 1.13. 
The VCT could be used for the design of both a grounded and a floating conductance. 
The polarity and the values of the resistance that can be realized are dependent on the 
control voltages VcX and Vc2. Further analysis of the VCT as a conductance will be 










M2 M4 rf-Mn 
I I M6 1.18 I I 
1.4 Summary 
vss 
Figure 1.13 - DISO VCT network 
In this chapter we discussed the advantages of using active resistors in VLSI 
technology over other excessively large resistors. The active resistors that are designed in 
CMOS technology have the property of being voltage controlled, and permit the design 
of negative resistance circuits. We brought forward the increasing popularity of negative 
resistors in VLSI technology, and expressed how these circuits have the potential of 
being a key building block for the design of larger electronic systems. This was justified 
by presenting applications in which negative resistance circuits have been applied, with 
design of OTAs and op amps being mentioned. Finally, we presented some of the 
negative resistance circuits that have been reported to date. A summary of the results 
reported are presented in Table 1.1. 
19 
Table 1.1 - Characteristics of reported negative resistance circuits 









-432 Q to -577 Q 





1.5 Motivation for Thesis and Contributions 
In all of my research, I came to learn that no work on detailed characterization of 
negative resistance circuits in CMOS technology has appeared in the current literature. 
Important characteristics such as noise and power consumption that could be beneficial to 
other designers and researchers have not been reported. Neither has there been any 
mention on the stability of the negative resistance circuits. 
This thesis presents a detailed study on various negative resistance circuits 
designed in CMOS technology. Important large signal characteristics are investigated 
which include resistance range, linearity, noise and power consumption. The data 
presented will give designers a clear picture on the advantages and disadvantages of each 
resistor, and help in picking a particular circuit for a specific application. A study of the 
small signal characteristics reveal important bandwidth and stability concerns that have 
not previously been addressed. Finally, alternate applications of negative resistors, which 
include the design of a low phase noise oscillator and high bandwidth amplifier, are 
presented. 
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A total of six negative resistors will be investigated in detail for their characteristics, 
which are 
VCT designed grounded negative resistor [7] 
Grounded negative resistance load [6] 
Current Conveyor designed grounded negative resistor [13] 
Floating negative resistance load [6] 
Current mirror designed floating negative resistor [8] 
Floating negative conductance network [14] 
21 
u C h a p t e r T w o 
Large Signal Characteristics 
The large signal characteristics of the negative resistance circuits are investigated 
in this chapter. The expression for the equivalent resistance of each circuit is presented, 
from which the required condition for the resistance to be negative is identified. The 
range of resistance values that can be obtained for a design in 0.5 micron CMOS process 
is investigated, with this data also being used to estimate the linearity with respect to the 
control voltage. The power consumption and noise of each negative resistance circuit is 
also examined. Each negative resistor is designed in 0.5 micron CMOS technology with 
transistors having W and L of 2.5 um and 1 um respectively, and a power supply rail of 
1.5 volts. 
2.1 VCT Grounded Negative Resistor [7] 
The schematic of the voltage to current transducer was presented in Chapter 1. 
The large signal short circuit output current of the differential in single ended out (DISO) 





The square law model of the transistors was used to derive (2.1), with the channel 
modulation factor being ignored. The transconductance characteristic of the DISO VCT 
allows the design of a grounded driving point conductance, which could be made 
negative using the control voltages. A possible configuration for the design of a grounded 
conductance is shown in Figure 2.1, which is achieved by grounding one of the inputs, 





Figure 2.1 - VCT grounded conductance setup 







It is established from (2.2) that this configuration produces a negative resistance as long 
as the control voltage Va is larger than VC2. It is also seen that the resistance is 
independent of the threshold voltage and can be realized precisely if the device matching 
is perfect. 
The NMOS transistor pairs M2-M4 and M6-M8 in Figure 1.14 form current 
mirrors and serve as active loads for the transconductor. For simplicity, these two current 
mirrors could be replaced with a single current mirror load. This reduces the number of 
transistors in the circuit, which fractionally reduces the amount of noise in the system for 
the transistor sizes chosen in this design. The grounded negative resistor, shown in Figure 
2.1, is designed using this modified version of the VCT. It has been verified that using 
the single current mirror load as opposed to two current mirrors does not change the 

























Figure 2.2 - VCT grounded negative resistor with single current mirror load 
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Figure 2.3 shows the range of negative resistance values that are obtained for a 
design in 0.5 micron CMOS process. Vcl is set constant at 1.5 volts, while VC2 is varied 
for different values less than 1.5 volts until any particular transistor is no longer in the 
saturation region of operation. This curve is data fitted to obtain an approximate 
relationship for the resistance value as a function of VC2. The result of this, presented in 
Table 2.1, is used to estimate the linearity of the grounded negative resistor with respect 















0.9 0.95 1 1.05 1.1 1.15 1.2 1.25 1.3 1.35 1.4 
Vc2 - Volts 
Figure 2.3 - Range of resistance for VCT grounded negative resistor 
The I-V curve for a resistance of -20 KQ. is shown in Figure 2.4(a). This curve, 
along with the gradient of the I-V curve shown in Figure 2.4(b) determines the linearity 
of the circuit with respect to an input voltage. A highly linear circuit will follow the 
ohm's law relationship (given as V = IR), and have an I-V curve with a slope of —. The 







gradient of the I-V curve, i.e. — , will be constant and have a slope of 0. The value of 
dV 
the gradient on the I-V plane corresponds to the admittance of the circuit. 
x 10 I-V Curve for R = -20K Ohms x 10 Gradient of I-V Curve 
(a) (b) 
Figure 2.4 - (a) I-V curve of negative resistor (b) Gradient of I-V curve 
The noise of the grounded negative resistor has been measured and compared to 
the thermal noise of a discrete resistance of equal value. The thermal noise of a resistor is 
given by 
Vn2=4kTR ...(2.3) 
In (2.3) k is the Boltzmann's constant (1.38 x 10 JK ), T is the temperature in Kelvin, 
and R is the value of the resistance for which the noise is being calculated. The test bench 
shown in Figure 2.5 was used to measure the noise of the system. 
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V 
lac ( f 
Grounded 
conductance 
Figure 2.5 - Test bench for noise measurement 
Finally, the total power consumed by the circuit for designing a particular 
resistance value was measured. The total power consumed is the sum of the power 
dissipated by each of the DC voltage sources in the circuit. The results of all of these 
investigations are presented in Table 2.1. 
Table 2.1 - Characteristics of VCT grounded negative resistor 
Range of Resistance 
Linearity 
Noise: R = -20 KQ 
4kTR 
Power Consumption 
-15 KQ to -75 KQ (for 0.9 < Vc2 < 1.35) 
R(KQ)«- 3e3x 4 + 1.4e4x3 - 2 .2e4x 2 + 1.5e4x - 4e3 
(As a function of x = Vc2, with Vcl = 1.5V) 
1.93e-15sq.V/Hz 
3.31e-16sq.V/Hz 
1.37e-4 Wat ts (for R = -20 KQ) 
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2.2 Grounded Negative Resistance Load [6] 
The schematic of a voltage controlled grounded negative resistance load is shown 
in Figure 2.6. The resistor is configured with a transconductance amplifier that is 
designed using two cross coupled differential pairs having identical MOS devices. The 
transistor pair MN1 and MN2 forms a current mirror and serves as an active load to the 
transconductor. The voltages Vc and Vr are used to control the values of the resistance 
that can be obtained. This form of an active resistance provides easy tuning without 
generating any additional internal nodes, which causes less attenuation in the bandwidth. 





Figure 2.6 -Grounded negative resistance load 
The expression for the large signal output current of the transconductor is by [6] 
I=K, {Vr-VcYin .(2.4) 
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Shorting the input and output terminals results in an equivalent resistance given as 




v P J 
..(2.5) 
(vr-vc) 
It is expressed from (2.5) that the resistance is made negative as long as control voltage 
Vc is greater than vr. It is also seen that the resistance is independent of the threshold 
voltage. Figure 2.7 shows the variance of negative resistance as a function of Vr, with Vc 
held constant at 1.5 volts. 
Figure 2.7 - Range of resistance for grounded negative resistance load 
The I-V curve for a resistance of -20 KX2 is shown in Figure 2.8(a) with the 
gradient of the I-V curve shown in Figure 2.8(b). The results for the characteristics of this 
negative resistor are presented in Table 2.2. It is recognized that this grounded resistor 
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has a similar physical structure to that of the VCT grounded resistor and has comparable 
large signal characteristics. 












































Gradient of l-V Curve 








-1 -0.75 -0.5 -0.25 0 0.25 0.5 0.75 1 
Volts 
(a) (b) 
Figure 2.8 - (a) I-V curve of negative resistor (b) Gradient of I-V curve 
Table 2.2 - Characteristics of grounded negative resistance load 
Range of Resistance 
Linearity 
Noise: R = -20 KQ 
4kTR 
Power Consumption 
-8 KQ to -250 KQ (for 0.6 < Vr < 1.4) 
R(KC1)«- 2.3<?3x5 + l e 4 x 4 - 1 .7e4 ; c 3 + 1.5e4x2 - 6.41 .5e3x + 1 ,le3 
(As a function of x = Vr, with Vc = 1.5V) 
3.6e-15 sq. V/Hz 
3.3e-16sq.V/Hz 
3.73e-4 Watts (for R = -20 K£2) 
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2.3 Current Conveyor Grounded Negative Resistor [13] 
A current conveyor is an active four (or five) terminal device which functions like 
a current controlled current source (CCCS). The device operates by producing an output 
current signal for a specific input current. Analogous to an op-amp, a current conveyor 
can be used for various signal processing applications such as current mode active filters. 
The first ever current conveyor (CCI) was a three port device whose black box 
representation can be described by Figure 2.9. Similar to an op amp, the two input 
terminals X and Y operate at the same small signal potential. Therefore, an input small 
signal current applied to terminal X will result in an equal amount of signal current 
flowing into terminal Y. 
V 
x 
Figure 2.9 - Block diagram of a 3-terminal current conveyor 
Terminal Z of the device (the output terminal) has the characteristics of a current 
source, with high output impedance and output current equal in value to the small signal 
current applied at the input terminal. The properties of the input terminals show that the 
device exhibits a virtual short circuit characteristic at port X and a dual open-circuit input 
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characteristic at port Y. The input-output characteristics of the CCI can be described in 


















In (2.6) the + sign implies that the current at both terminal Z and X flow into the 
conveyor, and is denoted by CCI+. The - sign implies opposite polarity between the two 
terminals, and is denoted by CCI-. Soon after, a more versatile current conveyor in which 
no current flows into the Y terminal was introduced [13]. This second version is called 














The CCII- described by (2.7) is similar to a simple current buffer, with an input 
current flowing into terminal X flowing out of the output terminal Z. An ideal transistor 
is the simplest form of a CCII-, with the gate of the transistor replicating terminal Y of a 
CCII-, the source replicating terminal X, and the drain replicating terminal Z. A CCII-
with better performance is designed using a pair of CMOS transistors in the feedback 
loop of an op-amp, and two stages of a CMOS current mirror to transfer the input current 




Figure 2.10 - Negative current conveyor, CCII-
The CCII- of Figure 2.10 has been used to design the grounded negative resistor 
of Figure 2.11. The input is applied directly to the gates of transistors MP1 and MN1, 
with the output terminal being shorted together with the input. This configuration 
resembles a transconductor, where an input voltage at the gates of MP1 and MN1 
generates a current through the drains of the respective transistors. These currents are 
then transferred to the output terminal via the current mirrors. 
VDD 
Rin <=£ 
Figure 2.11 - CC grounded negative resistor 
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The short circuit output current of the transconductor in Figure 2.11 has been 
determined as 
hut = K(V« - VDD + Vtn + \vjfcn + VDD -2Vin + Vtn - 1 ^ | ) .. .(2.8) 
T)MT). I yy \ i yy i For this design the transistors are sized such that K = Kp\ — | =K„\ — | . The equivalent 
resistance is then given by 
R =—f 1 p ^ ...(2.9) 
2K[Vss-VDD + Vtn+\vJ) 
It is seen from (2.9) that the resistance is negative as long as VDD is greater than vss. It is 
also noticed that the resistance is dependant on the supply voltages; therefore the PSRR 
of this circuit is likely to be of concern. Figure 2.12 shows the variance of the resistance 
as a function of VDD, with Vss held constant at -1.5 volts. The I-V curve for a resistance 
of -20 KQ is presented in Figure 2.13. All of the characteristics of this resistor are 
presented in Table 3.3. It is recognized that the power consumption of this design is 
considerably smaller than the previous two grounded resistors. This is a result of fewer 
DC voltage supplies employed in the design. This feature also reduced the amount of 
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Figure 2.12 - Range of resistance for CC grounded negative resistor 
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(a) (b) 
Figure 2.13 - (a) l-V curve of negative resistor (b) Gradient of l-V curve 
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Table 2.3 - Characteristics of CC grounded negative resistor 
Range of Resistance 
Linearity 
Noise: R = -20 KQ 
4kTR 
Power Consumption 
-2 KQ to-131 KQ(for0<Vdd<1.5) 
R {KQ.)« - \ei xS + 5 e 3 xA - 7 e 3 x 3 + 5 e 3 x 2 - 1 e 3 x + 125 
(As a function of x = VDD) 
6.56e-16 sq. V/Hz 
3.3e-16sq.V/Hz 
6e-6 Watts (for R = -20 Ml) 
2.4 Floating Negative Resistance Load [6] 
Figure 2.14 shows a floating negative resistance load designed with a differential 
pair transconductance amplifier. The transconductor is identical to the one used in the 
design of the grounded negative resistance load of Section 2.2, and is actively loaded 
with a pair of transistors (MN1 and MN6) operating in their respective saturation regions. 
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Zin. 
Figure 2.14 - Floating negative resistance load 




v P J 
...(2.10) 
(vc2-vcl) 
It is seen from (2.10) that the resistance is negative as long as control voltage Vcx is less 
than VC2. Figure 2.15 shows the variance of the resistance as a function of Va, with Vi ci 
held constant at 1.5 volts. The I-V curve for a resistance of -50 KQ is presented in Figure 













1.05 1.1 1.15 1.2 1.25 1.3 1.35 1.4 
Vc1 -Volts 
Figure 2.15 - Range of resistance for floating negative resistance load 
x10 l-V Curve for R = -50K Ohms Gradient of l-V Curve 
(a) (b) 
Figure 2.16 - (a) l-V curve of negative resistor (b) Gradient of l-V curve 
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Table 2.4 - Characteristics of floating negative resistance load 
Range of Resistance 
Linearity 
Noise: R = -50 KQ 
4kTR 
Power Consumption 
-50 YSl to -700 KQ (for 0.8 < Vcl < 1.4) 
R(KO.)x-lel x6 + lei x5 - 2 e 8 x 4 + 3 e 8 x 3 - 3 e 8 x 2 + le&x - 2.6el 
(As a function of x = Vcl, with Vc2 = 1.5 V) 
3.24e-15sq.V/Hz 
8.28e-16 sq, V/Hz 
6.7e-4 Watts (for R = -50 KQ) 
2.5 Current Mirror Floating Negative Resistor [8] 
Figure 2.17 shows a floating negative resistor that is designed using two cross 
coupled current mirrors MN2 - MN5. Transistor pair MP1 and MP6 serves as an active 
load to the negative resistor. This form of negative resistance has been used in the design 
of op-amps and OTAs, where the resistor is connected at the output stage to cancel the 
output conductance of the device. This approach enables the designer to obtain an active 




Figure 2.17 - Cross coupled current mirror floating negative resistor 
The circuit of Figure 2.17 has been modified in order to design a negative 
resistance circuit with improved voltage control characteristics. This design, shown in 
Figure 2.18, is identical to the floating negative resistance load of Section 2.4, except that 
the transconductor is formed with NMOS transistors. The design employs fewer DC 
power supplies and will have less power consumption than the circuit of Figure 2.17. 





Figure 2.18 - Modified current mirror floating negative resistor 
The expression for the equivalent resistance of Figure 2.18 is given by 
R =- -1 
un J 
..(2.11) 
The variance of the resistance as a function of Vc is shown in Figure 2.19, with Vdd held 
constant at 1.5 volts. The results of this, along with all the other characteristics of this 
floating negative resistor are presented in Table 2.5. The I-V curve for a resistance of-20 
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0.3 0.35 
Figure 2.19 - Range of resistance for current mirror floating negative resistor 
X10'6 l-V Curve for R = -20K Ohms 
1-51- -<. 
x 10 Gradient of l-V Curve 
(a) (b) 
Figure 2.20 - (a) l-V curve of negative resistor (b) Gradient of l-V curve 
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Table 2.5 - Characteristics of current mirror floating negative resistor 
Range of Resistance 
Linearity 
Noise: R = -20 KQ 
4kTR 
Power Consumption 
-15 K£2 to -55 KQ, (for O.K Vc < 0.3) 
R(Kn)»- 3 e 4 x 4 + 3 e 4 x 3 - l e 4 x 2 + 2e3x - 1 7 0 
(As a function of x = Vc) 
3.45e-16 sq. V/Hz 
3.31e-16sq.V/Hz 
6.58e-5 Watts (for R = -20 KQ.) 
2.6 Floating Negative Conductance Network [14] 
Figure 2.21 shows the schematic of a CMOS wideband transconductor (WBTC). 
The WBTC is designed such that the gate-drain overlap capacitance effects are 
negligible, which increases the flat band operation of the transconductor to extremely 
high frequencies. This is achieved by sizing the transistor dimensions accordingly, and by 
using a fully differential signal at the input. 
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Figure 2.21 - Wideband transconductor network 
The large signal differential short circuit output current of the WBTC for a 
differential input (Vl=V,V2=-V) is given by [ 14] 
hut—w{pkc tp )+^{vs-vtn)) ...(2.12) 
In order to cancel the gate-drain capacitance effects, the transconductor is designed with 
transistor dimensions and DC bias voltages such that the residual currents z01 = i02 « 0 
when there is no signal applied at the input, i.e. Vx = V2 = 0. Once this is achieved, 
applying a fully differential signal at the input (Vx=v,V2=-v) makes the parasitic 
capacitances CgdMl and CgdM4 equal, which cancels the feed forward signals at the output 
nodes. For a 0.5 micron process, the transconductor is designed with the transistor 
dimensions and bias voltages shown in Table 2.6. This design gives a WBTC 
wittu01 = 20.15 nA, i02 =14 nA, C dMPl =1.34e-15F andC, •-gdMN4 \.36e-\5F, 
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Vcl=Vc2 = -Vss= 1.5 volts 
Vbl = -0.58 volts, Vb2 = -0.84 volts 
The WBTC has been used to design the floating negative conductance network 
(NCN) shown in Figure 2.22 [14]. 
Figure 2.22 - Floating negative conductance network (NCN) 




Figure 2.23 shows the variance of the resistance as a function of VcX, with the I-V curve 
for a resistance of -10 YSl presented in Figure 2.24. The large signal characteristics of 
this negative resistor are displayed in Table 2.7. It is noticed that this negative resistance 
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Figure 2.23 - Range of resistance for floating NCN 
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Figure 2.24 - (a) I-V curve of negative resistor (b) Gradient of I-V curve 
Table 2.7 - Characteristics of floating NCN 
Range of Resistance 
Linearity 
Noise: R = -10 KQ 
4kTR 
Power Consumption 
-8 KQ to -11 KQ (for 0.9 < Vcl < 1.4) 
R(KQ.)*l.&6 x2 + 7 . 8 * - 2.72 
(As a function of x = Vcl) 
2.5e-16sq. V/Hz 
1.7e-16sq.V/Hz 
9.6e-4 Watts (for R = -10 KH) 




The results of large signal characteristics for six negative resistance circuits were 
investigated in this chapter, The data presented could be useful in selecting a particular 
negative resistor for a specific design in which certain characteristics are desirable, such 
as low noise amplifiers. Table 2.8 summarizes a comparison between each of the 
grounded and floating negative resistors, where a ranking of 1 implies the best 
performance. Not all of the characteristics of the floating negative resistors have been 
ranked as identical resistance values cannot be achieved for the power supply and 
dimensions of the transistors used. The linearity in Table 2.8 is with respect to the control 
voltage. 
Table 2.8 - Comparison of large signal characteristics 










Transconductor based [6] 




Current conveyor based [13] 




Floating Negative Resistors: 
Range 
Linearity 
Noise (sq. V/Hz) 
Power (Watts) 




6.58e-5, R = -20 K£t 
Transconductor based [6] 
-50 KQ to -700 MQ. 
3 
3.24e-15,R=-50KQ 







Figure 2.25 shows the gradient of the I-V curves for each of the grounded 
negative resistors plotted on the same axes. From the figure we see that the VCT resistor 
of Section 2.1 and the grounded negative resistance load of Section 2.2 have similar 
linearity characteristics. We also notice that the CC grounded negative resistor of Section 
2.3 has poor linearity at the input in comparison with the other two circuits. The results of 
the floating negative resistors show that the circuits have very high linearity over a 
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-1 -0.75 -0.5 -0.25 0 0.25 0.5 0.75 
Volts 
Figure 2.25 - Linearity comparison of grounded negative resistance circuits 
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Small Signal Characteristics 
The small signal characteristics of the negative resistance circuits are studied in 
this chapter. The AC equivalent model, which includes the transistors' parasitic 
capacitors, is used to derive the nodal admittance matrix and evaluate the frequency 
response expression. The distribution of the poles and zeros are analyzed, which are used 
to estimate the bandwidth of the resistors. In this chapter we also discuss some 
considerations regarding the prospect of designing wide bandwidth negative resistors. 
Finally, the stability of the negative resistance circuits will be addressed. 
3.1 VCT Grounded Negative Resistor 
The AC equivalent model for the grounded VCT resistor of Figure 2.2 is shown in 
Figure 3.1. This model includes the transistors' parasitic capacitances which influence the 
characteristics of the resistance at higher frequencies. 
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Figure 3.1 -AC equivalent model of VCT grounded resistor 
The nodal admittance matrix of the AC model can be derived as 







The details describing the admittance matrix elements are presented in Table 3.1. The 
expression for the resistance is evaluated as 




 B\xSpi ~ Bx\g„2 
(Gl+gp4)(Gx+gnl)) 
v~ S p\S n2 
Table 3.1 - Details describing admittance matrix elements 




 gsn 1 + C gto 1 + C rffin 1 + C dbp 1 + C gdp I + C dbp 3 + C , + c £in 2 
1 + <- gsp 1 
+ C
 «6n 2 + C gdn 2 
B\x = B x\ = ~ c gdp 1 ~ C S*J 2 ; G 1 - S dp 4 + g dp 2 + S i i 2 ; ( ' j = g dp 1 + 8 * 3 + S i t l 
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For simplicity (3.2) is written in the form 
R = -
sL di + sd\ + CIQ 
.(3.3) 
The value of the resistance at low frequency and the phase characteristics of the resistor 
can be identified from (3.2) and (3.3). The resistance value at low frequencies is given as 
RDC -
"o Gx + Sn\ 
^0 (Gl+gp4)(Gx + 8nl)-8p\gn2 
...(3.4) 
and the phase (in radians) of the resistor is given by (using s = jco) 
9 = taiT con\ 
. "o J 




Figure 3.2 presents the simulation result relating the magnitude and phase of the negative 
resistor as a function of frequency. The simulation result is for a design in 0.5 micron 
CMOS process. 
The bandwidth of the resistor is dependent on the distribution of the poles and 
zeros, which can be located by determining the roots of the denominator and numerator 
of (3.2). The poles and zeros of the negative resistance whose magnitude and phase 
characteristics are shown in Figure 3.2 are presented in Table 3.2. It is noticed from the 
results that one of the poles is at a much lower frequency than the others. This pole has 
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the most influence on the frequency response of the resistor, and is labeled as the 
dominant pole. The value of the dominant pole often defines the bandwidth of a system. 
To be more precise, the bandwidth of a system having a dominant pole can be 
approximated by [15] 
BW 
lir*ir*-ir)-A-?r •i . 2 







-o 2 £ 








Figure 3.2 - Frequency simulation of VCT grounded negative resistor 
The product of the resistance magnitude and the bandwidth is used as a figure of 
merit for comparing the various negative resistors (analogous to the gain bandwidth 
product of an amplifier). The value of the dominant pole, which dictates the bandwidth of 
the resistor, can be predicted from (3.2) and (3.3) as 
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d0 ,7 ( G1 +8p4)(.Gx+gnl) - 8p\ Sn2 
dx Bx (Gx+gnX) + Bx(Gx + gp4) ~ BXxgpX - BxXgn2 
...(3.7) 
An expression for the figure of merit, which we defined as the product of the resistance 
magnitude and the bandwidth, is then given by 
FOM=^x^= ^±M ...(3.8) 
d\ d0 Bx (Gx +gnX) + Bx (ft +gp4) - BXxgpX ~ BxXgn2 
The figure of merit can be increased by minimizing the denominator of (3.8). The 
denominator is a function of the transistors' parasitic capacitors; hence the optimization 
process would involve techniques of minimizing these capacitances, such as appropriate 
sizing of the transistors. This process was not attempted as part of this thesis and has been 
left for future consideration. The results of the small signal characteristics are presented 
in Table 3.2, which includes the computation of the dominant pole using (3.7) and the 
FOM using (3.8). It is seen from the results that the dominant pole prediction gives an 
adequate estimate of the bandwidth. 
Table 3.2 - AC characteristics of VCT grounded negative resistor 
Resistance (Kfi) 
-34.4 
Poles (rad / sec) 
-8.95e9 
8.15e8 
Zeros (rad / sec) 
-6.05e9 







3.2 Grounded Negative Resistance Load 
The frequency response expression has been evaluated as 
R=-
sB2 + G2+gpl+gnl 
s2{BlB2-BnB2l) + s 
%{gp\ + Sn\ + G2) + B2{GX + gp4) 
B2l(gp2+8n2)-Bi2gp3 
(Gi + gp4)(gpi + gni+G2) 
-gpzigpl+Snl) 
.(3.9) 
The AC equivalent model and nodal admittance matrix that were used to derive (3.9) can 
be found in the appendix. The value of the resistance at low frequency and the phase 
characteristics of the resistor can be determined as described by (3.4) and (3.5) 
respectively. Figure 3.3 presents the simulation result relating the magnitude and phase of 
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Figure 3.3 - Frequency simulation of grounded negative resistance load 
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The distribution of the poles and zeros, which have been located from (3.9), are 
presented in Table 3.3. The presence of a dominant pole is detected; therefore (3.6) can 
be used to estimate the bandwidth of the resistor. Using the dominant pole prediction 
described by (3.7), the expression for the figure of merit of this negative resistor is given 
by 
FOM= G2+Spl+gnl ...(3.10) 
Bl (G2 +Sp\ +S„\) + B2 (G, +gp4) - B2l (gp2 + gnl) ~ B\2gp3 
The results of the small signal characteristics are presented in Table 3.3. This grounded 
negative resistor has a proportionate FOM value to the VCT grounded resistor. The 
similarity arises from the similar physical structure between the two active resistors, and 
was also evident for the large signal characteristics. 
Table 3.3 - AC characteristics of grounded negative resistance load 
Resistance (KQ) 
-105.16 
Poles (rad / sec) 
-1.27el0 
248e6 
Zeros (rad / sec) 
-7.82e9 







3.3 Current Conveyor Grounded Negative Resistor 
The simplified expression for the frequency response of the grounded negative 
resistor circuit is given by 
R 
^ 2 
s cf3 + 5 d2 + sdi + d0 
...(3.11) 
The details regarding the coefficients of the numerator and denominator in (3.11) can be 
found in the appendix. The value of the resistance at low frequency is determined as 
shown in the preceding sections. The phase characteristics of this negative resistor is 
given by 
6 = tan-1 <an\ 
riQ-co n2J 
- tan 
a>d\-a> J3 ' 
d^-co d2 
..(3.12) 
Figure 3.4 presents the simulation result relating the magnitude and phase of the negative 
resistor as a function of frequency. 
The distribution of the poles and zeros for the resistor are presented in Table 3.4. 
This design lacks the presence of a dominant pole; hence (3.6) cannot be utilized for 
estimating the bandwidth. The dominant pole prediction that was employed in the 
preceding sections cannot be applied either; therefore an expression for the figure of 
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Frequency (rad/sec) 
Figure 3.4 - Frequency simulation of CC grounded negative resistor 
Table 3.4 - AC characteristics of CC grounded negative resistor 
Resistance (KQ) 
-4.81 




Zeros (rad / sec) 
-6.94e9 
-3.67e9 




3.4 Floating Negative Resistance Load 




(Bl(G2 + gp5)-B2lgp4 "\ f(Gl+gp2)(G2+gp5)) 
+ B2(Gl+gp2)-Bugp3) {-gp3gp4 
.(3. 
Figure 3.5 presents the magnitude and phase of the negative resistor as a function of 
frequency. 
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Frequency (rad/sec) 
Figure 3.5 - Frequency simulation of floating negative resistance load 
The distribution of the poles and zeros for the floating resistor are presented in 
Table 3.5. An interesting observation made is the appearance of a pole and a zero with 
equal value; hence there is a case of pole-zero cancellation. As a result, the bandwidth of 
the resistor is solely dependent on the single pole (which is the smaller of the two poles). 
The figure of merit of the floating resistor is calculated using the value of this pole, with 
the results presented in Table 3.5. 
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Table 3.5 - AC characteristics of floating negative resistance load 
Resistance (KQ) 
-66.86 
Poles (rad / sec) 
-9.17e9 
1.19e9 
Zeros (rad / sec) 
-9.17e9 




3.5 Current Mirror Floating Negative Resistor 
The frequency response expression is given by 
s{B2 + Bn + Bx + Bn) + G2 + Gx + gn5 + gn4 + gn2 + gn3 
s*{BxB2-BnB2,)+s[BxiG2+8n5)-B2Xgn* ]J^+^2)iG2+gn5)\ 
+ B2(Gl+gn2)-Bugn3) • gniSnA 
..(3.14) 
The simulation result of the floating resistor is presented in Figure 3.6, with the 
distribution of the poles and zeros presented in Table 3.6. 
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10 10 10 
Frequency (rad/sec) 
Figure 3.6 - Frequency simulation of current mirror floating negative resistor 
As in the case of the floating negative resistance load of section 2.5, there is a case of 
pole-zero cancellation, and the bandwidth is dependent on the single pole, which is used 
for the computation of the figure of merit. 
Table 3.6 - AC characteristics of current mirror floating negative resistor 
Resistance (KQ) 
-25.19 
Poles (rad / sec) 
-7.69e9 
3e9 
Zeros (rad / sec) 
-7.69e9 





3.6 Floating Negative Conductance Network 
The frequency response expression is given by 
/? = -
s{B2 + Bn + BX + B2l)+ G2 + G] + gpi + gn4 + g„8 + gp5 
s2{BxB2-BnB2X) + i 
Bl(G2+gp5)-B21gn4 )f(G1+gpl)(G2+gp5) 
+ B2(Gx + gpX)-BugnSj {-gn4gn8 
.(3.15) 
The simulation result and the distribution of the poles and zeros are presented in Figure 
3.7 and Table 3.7 respectively. 
10 10 10" 
Frequency (rad/sec) 
Figure 3.7 - Frequency simulation of floating NCN 
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Table 3.7 - AC characteristics floating NCN 
Resistance (KQ) 
-10 
Poles (rad / sec) 
-6.39e9 
3.31e9 
Zeros (rad / sec) 
-6.39e9 
BW (rad / sec) 
3.31e9 
(measured) 
Figure of Merit: 3.31el3 
3.7 Bandwidth Investigation 
Active resistors in CMOS technology are often designed by converting a 
transconductance device to a driving point impedance. All of the negative resistance 
circuits that were studied have been designed using this technique. In this section my 
endeavor is to examine the effect on the bandwidth when such a transconductance device 
is transformed to an active resistor. We will first analyze a simple case; thereafter try to 
relate the result to the negative resistance circuits that are reported in this thesis. 
3.7.1 CMOS Inverter 
The transistor level schematic of a CMOS inverter is presented in Figure 3.8(a). 
The inverter is formed with a pair of complimentary transistors, and could be employed 
as a transconductance amplifier with the input voltage applied at the gates of the 
transistors and the output current measured at the drains. The inverter is analyzed for its 
bandwidth by locating the poles and zeros, after which it will be transformed to an active 
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resistor as shown in Figure 3.8(b). The effect on the values of the poles and zeros caused 
by this transformation will be observed. 
VDD 










Figure 3.8 - CMOS inverter (a) Transconductor (b) Resistor 
The small signal transconductance of the inverter shown in Figure 3.8(a) has been 
evaluated as 
Sm = — = sBQ\+gp\+Sn\ .(3.16) 
The AC equivalent model and the nodal admittance matrix describing the details of (3.16) 
can be found in the appendix. The transconductor has a single zero which determines the 
bandwidth of the system, with the simulation results for a design in 0.5 micron CMOS 
process presented in Table 3.8. 
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Shorting the input and output terminals together, in order to form the active 
resistor, prompts the addition of the elements in the corresponding rows and columns of 
the admittance matrix. This results in the expression for the resistance given as 
'in — — ~~ —7 N ""' V - ' • * ' / 
h *(*i + B0 + BXo +BoX)+Gl + G0+ gnl + gpl 
The system now has a single pole and no zeros, with the simulation results summarized in 
Table 3.8. 




-A'1.6<?-15 + 2.1e-4 
1 










The results of Table 3.8 show that there is a significant decrease in the bandwidth 
of the resistor when compared to that of the transconductor. Addition of the matrix 
elements causes the real and imaginary parts of the complex expression to become larger, 
translating to smaller pole and zero values; hence a lower bandwidth. 
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3.7.2 Voltage-to-Current Transducer [7] 
The differential in single ended out voltage to current transducer was introduced 
in Chapter 1. For this experiment a slightly modified version which has a single current 
mirror load as opposed to two current mirrors is used, with the schematic presented in 
Figure 3.9. This VCT configuration was used for the design of the grounded negative 
resistor of Section 2.1. 
vss 
Figure 3.9 - DISO VCT with single current mirror load 
The expression for the small signal transconductance of the VCT and the pole-
zero distribution is presented in Table 3.9. The AC equivalent model and nodal 
admittance matrix used to evaluate this expression can be found in the appendix. When 
the input and output terminals are shorted together, each of the elements in the 
corresponding row and column of the admittance matrix are added together, and the 
complex expression will have larger real and imaginary parts. This leads to the poles and 
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zeros located at lower frequencies, resulting in a system with a smaller bandwidth. This 
reduction in the bandwidth is validated from the simulation results of Figure 3.10, where 
it is seen that the bandwidth of the resistor is a lot smaller. A summary of these results are 
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Figure 3.10 - Bandwidth of VCT: transconductor vs. resistor 
In the above discussion we have come to recognize that we encounter a decrease 
in the bandwidth of a system when a transconductor is transformed to an active resistor. 
We can conclude that the decrease in bandwidth is a direct result of the parasitic 
capacitances at the input and output terminals adding up. The pole of the negative resistor 
will be located at the pole frequency of the transconductor loaded with an identical 
transconductance element. Therefore, for the design of a large bandwidth active resistor, 
it is recommended to use a high bandwidth transconductance amplifier. 
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The stability of the negative resistance circuits in examined in this section. The 
location of the poles on the s-plane is used as the primary factor in predicting the 
stability. All the negative resistance circuits that have been investigated have an 
expression for the resistance as a function of frequency of the form 
_ ans
n
 + an_\sn" .... + a\S + OQ 
dnsn +dn„lsn-l.... + d1s-dQ -..(3.18) 
According to the Hurwitz criteria, for a system to be stable it is mandatory that the 
denominator be a Hurwitz polynomial. A polynomial is said to be Hurwitzian if all the 
coefficients are positive, which translate to roots with real negative parts. The roots of the 
denominator represent the poles of the system; hence for stability it is required that the 
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real parts of the poles are negative and lie of the left hand side of the s-plane. This 






region Q oscillations Real 
Figure 3.11 - S-plane describing pole location and stability 
The negative coefficient in the denominator of (3.18) implies that one or more of 
the poles will have a positive real part, and lie on the right hand side of the s-plane. The 
negative coefficient is unwanted as it introduces potential instability; however it is what 
constrains the resistance to be negative at DC. Potential instability in the system can also 
be predicted from the positive slope phase response [16], which is evident from the 
simulations results of the resistors. The amount of lead angle can be related to the 
damping ratio of the negative resistance element and the attendant percent overshoot in 
response to a step signal input. The overshoot will provide an indication to the potential 
instability that a larger system may encounter when using the negative resistance as a 
sub-system. This knowledge can be used either (i) to ascertain stability of a system, or (ii) 
to achieve an oscillatory system. 
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The stability of an electronic circuit that accommodates a negative resistance of 
the form described by (3.18) is explored. A single pole negative resistor and a series RC 





where p is the positive unstable pole, and RDC is the magnitude of the resistance at low 
frequencies. 
3.8.1 Parallel Connection 
The circuit of Figure 3.12 is used to investigate a parallel connection of the 





Figure 3.12 - RC Low pass filter with parallel negative resistor connection 
The transfer function of the low pass filter (without the negative resistor) is given as 
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TF, =• J 
sRC + l 
...(3.20) 
Equation (3.20) represents a stable system having a single pole with a negative real part. 
The negative resistor of (3.19) is added in parallel to the capacitive load as shown in 
Figure 3.20. The transfer function of the circuit is now given as 
TF-, P
R DC 
sRCpRDC +sR + pRDC - pR 
.(3.21) 
It is identified that the denominator (3.21) is a Hurwitz polynomial as long as the 
magnitude of RDC is larger than resistor R of the RC circuit. As long as this condition is 
ascertained the system will remain stable. Table 3.10 summarizes the component values 
chosen for the design of a stable system. Figure 3.13 presents the simulation result with a 
step signal applied at the input. It is seen that the system has decaying oscillations, and 
eventually settles to a steady state, which indicates a stable system. 







5 - 2.32e9 
TF 
2.32el3 
s 2 46.4+ s 2000+ 1.86el3 
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Figure 3.13 - Time domain simulation of LPF 
The experiment was repeated for the high pass filter of Figure 3.14, with the 
negative resistor now being connected in parallel with the resistive load. The same 








Figure 3.14 - RC high pass filter with parallel negative resistor connection 




sRCpRDC +sR + pRDC - pR 
...(3.22) 
The result of (3.22) reveals that the system will be Hurwitz stable as long as the 
magnitude of RDC is larger than resistor R of the RC circuit. This result is identical to the 
one obtained for the low pass filter, where the negative resistor was connected in parallel 
to a capacitive load. 
3.8.2 Series Connection 
The RC circuit of Figure 3.15 is used for this analysis. The circuit represents a 






Figure 3.15 - RC high pass filter with series negative resistor connection 
The transfer function of the high pass filter (without the negative resistor) is given by 
TFA =-
sRC 
sRC + \ 
.(3.23) 
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Equation (3.23) represents a stable system having a pole-zero pair. Adding the negative 
resistor in series with the load as shown in Figure 3.15 gives a transfer function of 
TF, 
s2 RC + sjCRpcP-CRp) 
s2 RC + s(l + CRDC p-CRp)-p 
...(3.24) 
It is recognized from (3.24) that the denominator is not a Hurwitz polynomial, and 
the system will have at least one pole with a positive real part. The numerator is not 
Hurwitzian either, and there will also be a zero with a real positive part. It has been 
established that this pole and zero are located at frequencies that are very close together 
and cancel each other out. The results presented in Table 3.11 verify this realization. 

















The results of the analysis in this section show that when a negative resistor is 
connected in parallel to a more complex system, it is possible to design the network to be 
Hurwitz stable by appropriate choice of components. For a series connection of the 
negative resistor, the presence of an unstable pole cannot be eliminated, and the circuit is 
likely to be unstable. 
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3.9 Summary 
This chapter presented the small signal characteristics of the negative resistance 
circuits. The high frequency AC equivalent model was used to derive the frequency 
response expression for the resistors. The figure of merit, which was defined as the 
product of the bandwidth and the magnitude of the resistor, was calculated for each of 
negative resistors. For cases in which a dominant pole existed, an expression for the 
figure of merit was evaluated. The results of these are summarized in Table 3.12. 
The effect on the bandwidth when a transconductance amplifier is used for the 
design of active resistors was explored in this chapter. It was concluded that a reduction 
in the bandwidth of the active resistor is encountered due to the parasitic capacitances at 
the input and output terminals of the transconductor adding up, causing the poles and 
zeros to be located at lower frequencies. To conclude the chapter, the locations of the 
poles on the s-plane were examined in order to analyze the stability of the negative 
resistance circuits. 
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Table 3.12 - Summary of small signal characteristics 
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Applications 
Numerous applications of negative resistance circuits in VLSI technology were 
discussed in chapter 1, with design of oscillators and voltage reference networks being 
mentioned. These applications demonstrated the significance of negative resistors in 
VLSI technology. In this chapter we illustrate some alternate applications, and design the 
system using some of the negative resistance circuits that have been investigated as part 
of this thesis. 
4.1 Current Mode LC Oscillator 
Current mode signal processing has become increasingly popular in the last 
decade. An oscillator with a current as the output is likely to be an important component 
in analog electronics. Figure 4.1 presents a current mode oscillator design in which an LC 
tank is driven by a transconductor [17]. For this design the VCT is used as the 
transconductance device. 
77 
Figure 4.1 - Current mode oscillator design 
The quality factor of an oscillator is a comparison between the frequency at which 
a system oscillates to the rate at which is dissipated its energy. The objective is to 
minimize the energy dissipated, therefore have a high quality factor oscillator design. For 
this particular design the quality factor of the oscillator is highly dependent on the quality 
factor of the LC tank circuit. The inductor that forms the LC tank generally has some 
parasitic resistance associated with it, which degrades the quality factor of the tank. 
Adding a negative resistor in parallel with the LC tank can cancel the effect of the 
parasitic resistance of the inductor, and enhance the characteristics of the system in which 
the tank is employed. 
The inductor in Figure 4.1 is actively designed using a VCT configured gyrator 
loaded with a capacitor as shown in Figure 4.2. The effective impedance seen at the input 
terminal is given by [17] 
z =-
''in 
A + D + yL 
.(4.1) 
(A + D + yL)(A + yu)-(C + yn)(B + yu) 
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The details regarding coefficients of (4.1) can be found in the appendix. At low 




where gm is the small signal transconductance of the respective VCT. Detailed analysis of 
(4.1) reveals that at low frequency Zin represents an inductance of value given by (4.2) in 
series with a parasitic resistance which is a function of frequency. A design with 0.5 
micron CMOS process produced an inductor of value 365 uH coupled with a series 
parasitic resistance of 1.092 KIX This resistance is constant for frequencies less than 50 








Figure 4.2 - Active inductor design 
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The quality factor of the LC tank is the ratio of resonant frequency to the 
bandwidth of resonance, described graphically in Figure 4.3. Adding a negative 
resistance in parallel with LC tank influences these two parameters such that 
<°01 
IN + R 
~ V LCN 
.(4.3) 
and 
BW\ = — 




where R represents the parasitic resistor and N represents the magnitude of the negative 
resistor. Inspection of (4.3) and (4.4) reveals that if the magnitude of the negative resistor 
N is a lot larger than that of the parasitic resistor R, there is no significant effect on the 
resonant frequency, will however reduce the bandwidth of the tank; leading to an increase 




Figure 4.3 - Graphical interpretation of quality factor of an LC circuit 
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Using the above analysis, we propose to add a negative resistor of magnitude 
approximately 100 times larger than that of the parasitic resistor in parallel with the LC 
tank. Table 4.1 presents the simulation results of an LC tank formed using the active 
inductor, a 3.3 pF capacitor and an active negative resistance of value -105 KX2. The 
grounded negative resistance load presented in Section 2.2 was used for this design. 
Table 4.1 - Simulation results of LC tank resonator 
Without negative R 
With negative R = -105KQ 









The phase noise of an oscillator is described as the short term random frequency 
fluctuations of the output signal. An ideal oscillator would generate a pure sine wave, 
which in the frequency domain is depicted by a single line at the frequency of oscillation, 
i.e. all the signal's power is at a single frequency. The increasing demand for high 
resolution wireless communication has stressed the importance on design of low phase 
noise oscillators. The quality factor of the resonator, in this case being the LC tank 
circuit, is one of the significant sources that generate phase noise in the output of an 
oscillator. This application demonstrates how a negative resistance circuit has been used 
to improve the quality factor of a resonator; hence permit the design of a low phase noise 
current mode oscillator. 
The stability of the LC tank circuit which accommodates the unstable negative 
resistor is analyzed. The expression of the resistance in pole-zero form is given as 
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R
 DC Pi Pi is + z\ ) ...(4.5) 
Z\ is + P]XS - P2 ) 
where p2 represents the unstable pole. The expression for the impedance of the LCR 
circuit given by 
DC IS + Z 
LCR ~ " 2~ s 
z
 2 ( s x 2 + s x 1 + •* 0 ) 
..(4.6) 
When the two impedances are combined in parallel the final expression is given as 
z = 
.2 
Rpc ZDC (s + z2)(s + zx) ...(4.7) 
RDC PlP2zl(S+ zl)(S X2+ SXi+Xo) + ZDC Z] ( j + Z 2 ) ( J + P\)(S~ p2) 
Simplifying (4.7) reveals that the denominator will be Hurwitzian as long as RDC 
is greater than ZDC. As long as this condition is guaranteed, the inclusion of a negative 
resistance will not introduce instability into the design of the LC tank circuit. Only the 
quality factor of the circuit will be changed in the desired direction to improve the 
selectivity. The final expression describing the LC tank circuit designed with the above 
mentioned component values and negative resistor is given by 
.(4.8) 
s3 4.8e - 29 + j 2 3 . 8 e - 1 9 + l . l e - 1 3 + 3e - 4 
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It is seen that the denominator of (4.7) is a Hurwitz polynomial representing a stable 
system. 
4.2 Sine Wave Oscillator Using Low Pass Filter Structure 
An electronic filter is a circuit that performs signal processing functions, 
specifically intended to remove unwanted signal components and enhance wanted ones. 
There are various known strategies of designing electronic filters, one of the most 
common being an active RC circuit. The term active implies the use of an active 
component such as a voltage amplifier. Figure 4.4 presents the schematic of an active RC 
single amplifier biquad low pass filter [18]. Because there is multiple feedback, this 
topology is known as a multiple feedback low pass filter. The term biquad suggests a 








= ^ c 2 
=^c5 
Vout 
Figure 4.4 - Active RC low pass filter network 
The transfer function of the low pass filter is given as 
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Vout - g\gi ...(4.9) 
Vin s2C2C5 +sC5(gl+g3+ g 4 ) + g3g4 
The poles of the filter have a real and an imaginary part and will be of the form 5 ± ja. In 
order to ensure a stable frequency selective filter it is mandatory that the real parts of the 
poles be negative; hence lie on the left hand side of the s-plane. Upon examining the 
transfer function given in (4.9), we propose that a negative resistor could be used to shift 
the real part of the poles to a region that will make the system unstable. This will result in 
the system oscillating, and could be employed as a sine wave oscillator. 
If the co-efficient of ' s ' in the denominator of (4.9) is made zero, the poles of the 
system become purely imaginary; i.e. have zero real part and lie on the imaginary axis of 
the s-plane. This can be achieved by solving the following equality 
C5(gi+g3+g4) = 0 ...(4.10) 
This condition introduces instability and the system will encounter sustained oscillations. 
If the real parts of the poles are located on right hand side of the s-plane, the system will 
incur growing oscillations until a steady state is reached. 
The network component values for a low pass filter design having a pole 
frequency of 1000 Hz, a quality factor of 0.707 and unity gain are presented in Table 4.2. 
This design gives a network transfer function of 
Vout - 2 . 5 e - 9 . . . ( 4 . 1 1 ) 
Vin J 2 6.34 e - 17 + s 5 . 6 3 e - 1 3 + 2 . 5 e - 9 
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Figure 4.5a shows the time domain response of the filter with a sine wave input of unity 
amplitude. 
Table 4.2 - Active RC LFP design 










Gain = 1,Q = 0.707, COQ =1000 Hz 
It is seen from (4.10) that one way of making the 's ' coefficient of the 
denominator zero is by making Rl = -10 KQ. Adjusting Rl as opposed to R3 or R4 
ensures that there is no alteration in the pole frequency of the filter. This adjustment 
results in a network transfer function of 
Vout _ -5e -9 (4 12) 
Vin s26Ae-ll + 2 .5e -9 
Figure 4.5b presents the simulation result of the system described by (4.12) for a sine 
wave input of unity amplitude. It is evident that the system is unstable and oscillates. 
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10 15 20 25 10 15 20 25 
Tims (sec) Time (sec) 
(a) (b) 
Figure 4.5 - Time domain simulation of active RC LPF for a) R = 20K and 
b) R = -10K Ohms 
The oscillator is designed in a 0.5 micron CMOS process with an amplifier whose 
characteristics are described in Table 4.3. The negative resistor Rl was designed using 
the grounded negative resistance load presented in Section 2.2. The output of the 
oscillator with zero input is presented in Figure 4.6. The frequency of oscillation was 
measured at 1000 Hz, which is the pole frequency of the original low pass filter. The 
amplitude of oscillation was measured at 2.42 uV. 
Table 4.3 - Op Amp characteristics 
Parameter Value unit 
Gain (open loop) 101 dB 
Bandwidth (3db freq) 226 Hz 
Phase margin 113 degrees 
Unity Bandwidth 29 MHz 
Output resistance 149 Q 
Input resistance 5E11 CI 
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Figure 4.6 - Output of oscillator designed with LPF 
The value resistor Rl is modified such that the poles of the system enter the right 
hand side of the s-plane. Making Rl = -9 KQ gives a network transfer function of 
Vout - 5.6e - 9 
Vin ~~ s 2 l e - 1 4 + j ( - 2 . 8 e - 14) + 2.5e - 9 
..(4.13) 
Simulation results showed that for zero input the system produces growing oscillations at 
the output, and eventually settles to produce a uniform sine wave of amplitude 1.5 volts. 
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4.3 Inverting Feedback Amplifier [19] 
Applying feedback to amplifiers has become a very common technique for 
stabilizing and improving the amplifiers operating characteristics. A universal structure 
used is the inverting feedback amplifier shown in Figure 4.7. The amplifier that is used 
generally has non ideal characteristics, most notably finite input and output impedance. 
As mentioned in earlier chapters, this affects the characteristics of the system in which 
the amplifier is employed. In this section we intend to illustrate how a negative resistance 
circuit could be used to extend the bandwidth of the inverting amplifier. 
RJ 
Vout 
Figure 4.7 - Inverting feedback amplifier 
The closed loop transfer function of the inverting amplifier of Figure 4.7 is given 
as [19] 
V0 _ Rf AnCO 0W0 
Vt Rg sRf(Yf + Yg+ 7,) + AQcoQ + Rf(Yf +Yg+ Yt)co0 ..(4.14) 
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The one-pole model of an op-amp was used to derive (4.14). The one-pole model is given 
as 
A(jco) = ^ ^ ~ ...(4.15) 
S + CO Q 
The amplifier whose characteristics were presented in Table 4.3 was used for this design, 
with the open loop gain AQ =116 KV/V, Zi= — = 5ell Q and ^=226 Hz. The output 
impedance of the op-amp was ignored. Equation (4.14) represents the transfer function of 
a single pole system, with the value of this pole determining the bandwidth. Adding a 
grounded negative resistor at the inverting input terminal of the negative feedback 
amplifier will reduce the effect of the op-amp input impedance and increase the 
bandwidth. This effect can be seen analytically from (4.14). Adding a negative resistor at 
the input terminal, such that Yt•= Yi\-YN, results in the denominator having smaller 
coefficients. This leads to the pole having a larger magnitude, therefore an increase in the 
bandwidth. This theory was proved in Section 3.7 where the effect on the bandwidth 
when a transconductor is transformed to an active resistor was examined. 
Figure 4.8 presents the simulation result of the feedback amplifier (for Rj- =10 
KQ and Rg -1 KQ) with and without a negative resistor. The current conveyor designed 
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Frequency (rad/sec) 
Figure 4.8 - Simulation results of inverting feedback amplifier 
The simulation result of Figure 4.8 exhibits how the use of a negative resistance could 
minimize the effects of the finite input impedance of an op-amp, and hence extend the 
bandwidth of an inverting feedback amplifier. An increase in the bandwidth of the system 
from 2M Hz to 8M Hz has been achieved in the above. 
The stability of the inverting feedback amplifier design is investigated. The 
current conveyor designed grounded negative resistor was used for this design, which is a 
three pole system given as an admittance by 
1 z 2 0 + P 1 Xs• + P 2 Xs - P 3 ) . . . ( 4 . 1 6 ) 
DC P 1 P 2 P 3 C* + Z l X s + 2 2 ) 
Adding the admittance of (4.16) to Y = Yt+Yf + Yg (as required for the transfer function of 
(4.14)) results in an impedance of 
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z = Rpc PxPiPi (s + z\)(s + zi) ...(4.17) 
YR DC Pi P 2 Pi (S + ZX)(S + Z2) + Z l Z 2 (S + P\)(S + P2)(S - Pi) 
Expanding (4.17) reveals that the active impedance will be Hurwitz stable if 
RDC>Ri\\Rj-\\Rg. As long as this inequality is satisfied the inclusion of the negative 
resistor will not introduce instability into the inverting amplifier design. The final transfer 
function of the inverting amplifier designed with the above mentioned component values 
and negative resistor is given by 
V^_ /4.9e-44+^3le-33+527.9e-24+^2.6e-14+3.2e-5 . „ 
Vt /2.7e-62+s59.3e-52+/le-41+s35.3e-32+52l.le-22+.s7.5e-14+3.2e-6 
It is seen that the denominator of (4.18) is a Hurwitz polynomial and represents a stable 
system. 
4.4 Summary 
In this chapter we have successfully demonstrated three applications in which 
negative resistance circuits have been applied. Design, analysis and simulation results 
have been presented justifying further the importance of negative resistance circuits in 
VLSI technology. The stability of the system that accommodated the negative resistor 
was analyzed, and the required condition for stability was determined. 
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Conclusions 
A detailed characterization of CMOS negative resistance circuits has been 
presented in this thesis. Large signal characteristics that were investigated included 
resistance range, linearity, noise and power consumption. A comparison between each of 
the resistors was presented, enabling designers to pick a particular resistor for an 
application where a specific characteristic holds more importance over another. 
A study of the small signal characteristics included a detailed investigation into 
the bandwidth of the negative resistance circuits. All of the resistors that were studied in 
this thesis were designed using a transconductance amplifier, which is a popular approach 
used in VLSI technology. It was determined that this design method has a negative effect 
on the bandwidth of the active resistor, which is a result of the parasitic capacitors at the 
input and output terminals of the transconductance device adding up. 
Important stability issues regarding negative resistance circuits were revealed, 
where the presence of a positive unstable pole was detected. Analysis on how to 
overcome the instability when the negative resistor is employed in larger electronic 
systems was presented. To conclude the thesis, design examples where negative 
resistance circuits were used to improve the performance of larger electronic systems 
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were presented. The Q-factor enhancement of an LC tank circuit used for the design of a 
current mode oscillator and bandwidth extension of an inverting feedback amplifier were 
discussed and analyzed. 
5.1 Future work 
• The negative resistances could be fabricated and tested for its characteristics in 
the lab. 
• The noise of the negative resistors could be examined further in an attempt to 
design a low noise system. 
• The figure of merit expression, in the presence of a dominant pole, could be 
optimized 
• The stability of more complex connections of the negative resistors could be 
examined 
• Alternate structures for the design of negative resistance circuits could be 
investigated 
5.2 Publications 
The work and results of this thesis have contributed to the following publications: 
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R. Raut, Vishal Patel, "A Study on CMOS Negative Resistance Circuit", (Accepted), 
IEEE Canada, 21st Canadian Conference on Electrical and Computer Engineering, 
Niagara Falls, Ontario, May 2008 
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A Grounded Negative Resistance Load 
The AC equivalent model and nodal admittance matrix used to evaluate the 
frequency response expression of (3.9) are presented below. 
MP1 MP3 T MP2 MP4 
tw-2 ft* f * c4 R4 *Wt) cg6+ cgf c^ cJi (tW* $* f * c i *4 *Wt) c i ci ,1 
C,fl" jW: I*. i f * 
MN1 I 
ci aW* ^  f lQ* 
MN2 
Figure A.l - AC equivalent model of grounded negative resistance load 
sBl + G\ sB} 12 






The details regarding the elements of (A.l) are given in Table A.l. 
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2 + C gdn 2 + 
1 + C gdp 3 + 
+ C gdn 2 
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3 + C gbp 3 
2 + C g 6 p 2 
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B Current Conveyor Grounded Negative Resistor 
The AC equivalent model and nodal admittance matrix used to derive the 
frequency response expression of (3.11) are presented below. 
MP1 MP2 MP3 
cjr (TW, $** f *












,+ aWvs %** f* ci r6+ aw, $** f* ci cj- UWJ ^ f* i^f Cgi r 
MN2 MN1 MN3 
Figure B.l - AC equivalent model of CC grounded negative resistor 
sB} + G, 
^ 2 1 
sB2l 
sB12 















The details regarding (3.11) and (B.l) are given in Table B.l. 
Table B.l - Details describing the elements of (3.11) and (B.l) 
" 2 = B2B1> « l = ^ 2 ( G 3 + g „
 2 ) + 5 3 ( G 2 + g pi); " o = ( G 2 + g p 2 )( G 3 + g „ 2 ) 
rf3 = B , B 2 B 3 - B1 2 S 2 1 B 3 - BnB3lB2; d2 = 5 , 5 2 (G 3 + g „ 2 ) + BtB3 (G 2 + g p 2 ) + G, B 2 B 3 
-
 B7\ BU ( G 3 + £ n 2 ) _ B2\ g plBJ ~ gn\B\2 B3 ~ #31 fi13 (G 2 + S pi) ~ Bl\ g niB2 ~ g p\BU B2'< 
d\ = BX(G2 + g p2)(G3 + g „ 2 ) + G , B 2 ( G 3 + gn2) + G , S 3 ( G 2 + g p2) - B 2] g p 3 ( G 3 + g „ 2 ) 
- £ n l # 1 2 ( G 3 + g „ 2 ) - g n l £ p 3 5 3 - B3\ gni(°2 + S pl)~ S p\B\H (G 2 + g pl)~ 8 p\gniB2'> 
d0 = GX(G2 + g p2)(Gi + g „ 2 ) - g„\g pi(G3 + gn2) - g pigni(G2 + g p2) 
G
 gSp 1 + C j + c gdp 1 + c gsn ] + C gbn , + C i in 1 + C, + c abp 3 + c 1 in 3 + C dbn 3 
^ 2 
fi3 = C 
C
 gsp 2 + C i 2 + C dbp 2 +
 C
 gd„ \ + C dbn 1 + C gsp 3 + C 
B\2 
Gx 
1 + G fop 1 + C
 t 
+
 G gbn 2 + G
 gsn 2 + C gs„ 3 
* > 1 c gdp 3 ; 5 1 5 , , - C, 
3 + G
 dgp 3 
+ C #ta 3 + G
 gdn 3 
1 - C , •A) 3 
g dp i + gdn l'> G2 = gdp 2 + gdni'' G3 = g dp I + 8 dn 2 
C Floating Negative Resistance Load 
The AC equivalent model and nodal admittance matrix used to derive (3.13) are 
presented below. 
t MP2 MP4 MP3 MP5 T 
<Vt= cgit ( 1 W , & * f * c J . « ^ W f t c4= c i c„t c^ + ( t W i & f r f * c J = «4*W?) Cs4+ Cg^ 
^Hl-
Jpr«< 




Cff CzW h M' 
MN6 
Figure C.l - AC equivalent model of floating negative resistance load 
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sBi + G{ sB 12 
sB 21 sB2 + G2 
v\ 
v2 
h ~ SplVl ~ Sp4v2 
12 ~ gp3v\ ~ 8P5V2 
.(CI) 
The details describing the elements of (C.l) are presented in Table C.l. 
Table C.l - Details describing the admittance matrix elements (C.l) 
B1 = C gdn 1 + C dbn 1 + C dbp 2 + C gbp 2 + C gsp 2 + C dbp 4 + C gdp 4 + C gdp 3 + C gbp 3 + C gsp 3 
B2 = C gdn 6 + C dbn 6 + C gsp 5 + C gbp 5 + C dbp 5 + C gdp 3 + C dbp 3 + C gdp 4 + C gbp 4 + C gsp 4 
fl
 12 = # 21 = ~ C
 gclp 4 - C gdp 3; G^ = g dp 2 + g dp 4 + S dn \> G 2 = S dn 6 + g dp 3 + g dp 5 
D Current Mirror Floating Negative Resistor 
The AC equivalent model and nodal admittance matrix used to derive (3.14) are 
presented below. For this design transistors MP1 and MP6 operate in the triode region. 
MP1 
Q*t Rd^ cgf cg 
T. MP6 
C I »T cgSr cdw 
I 
-F* 
cgf cgt ( i W , ^ f * c > ^ W i ) cs4f c,# 
MN2 MN4 I 
HF 
|Wl &, |C*
 cj= «4 5^V2(I) c i c i 
MN3 MN5 
Figure D.l -AC equivalent model of current mirror floating negative resistor 
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sBl + Gx sB 12 
sB 21 sB2+G2 V2 
< l - g « 2 v l - £ « 4 v 2 
h'Sn^l ~Sn5v2 
.(D.l) 
The details describing the elements of (D.l) are given in Table D.l. 




= Cgdp 1 
=
 Cgdp 6 
=
 B2\ = 
+ Cdbp 1 + 
+ Cdbp 6 
~" ^ gdn 4 
Cdbn2 
+
 ^ gsn 5 
~ ^ gdn 3 
+" ^g&« 
+ Cgb, 
; G i = 
2 + Cgin 2 + Cgrfrc 4 + 
5 + Cdbn 5 + C dbn 3 + 
grfn2 + Sdn4 + Q p l i 
Cdbn4 
*" gdn ". 
G2 = 
+






^g6« 3 + Cgsn 3 
^ gbn 4 + L- g,sW 4 
3 + 8dn 5 
E Floating Negative Conductance Network 
The AC equivalent model and nodal admittance matrix used to derive (3.15) are 
presented below. 
T MP1 MP3 
c
*+ C* Y)gp\V\ P^ds 
1. MP5 MP7 
f




H ^ •-fc 
„ + - • 
Jjfs' vl 
^
V <1 ^ c^ c^ c i ^ & . f *
 Cdf R^ ^8v,m c i c i 
MN2 MN4 MN6 MN8 
Figure E.l -AC equivalent model of floating NCN 
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sBl + Gj sB 12 






The details describing the elements of (E.l) are given in Table E.l. 
Table E.l - Details describing the admittance matrix elements of (E.l) 
B\2 
B\ = Cgsp\ + Cgbp\ + Q f i p l + Q & p 3 + Cgdpl + Cgdnl + C dbnl + Cdbn4 + Cgdn4 
B2 = Cgsp 5 + Cgbp 5 + Cdbp 5 + C gdn 6 + Cdbn 6 + Cgrfn 8 + ^ dbn 8 + C gdp 7 + Qfcp 7 
= B2\ = -Cgdn4 - CgdnS; Gx = gdpX + gdpi + gdn2 + ggn4> G2 ~ Sdp5 + Sdpl + Sdn6 + £rfrc8 
F CMOS Inverter 
The AC equivalent model and nodal admittance matrix used to derive (3.16) and 
(3.17) are presented below. 
t 






^ . . 
c*sl" U > ^ v ' f** ^fdb 
MN1 1 
Figure F.l- AC equivalent model of CMOS inverter 
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The details describing the elements of (F.l) are presented in Table F.l. 
Table F.l - Details describing the admittance matrix elements of (F.l) 
B\ = Cgsp 1 + Cgbp 1 + Cgdp 1 + Cgsn 1 + Cgbn 1 + Cgdn 1 '> Bo = Cgdp 1 + Cdbp 1 + Cgdn 1 + Cdbn 1 
B\o = Bo\ = ~Cgdp\ - Cgdn\' G\ = ° ; Go = Sdp\ + Sdn\ 
G VCT with Single Current Mirror Load 
The AC equivalent model of the VCT presented in Figure 3.9 is given below. 
t MP3 
«> clt 
T. MP4 MP2 
_T 
C*+ * 4 " " $ ) C i C^ C^ Cgi ( t W l & , f * cj? R4 W t ) Csftf C,= L'i 
v> -Tt 
<Vr cjr {l)*«?> r* f 
• • • H P -
4P* Cgf C^ &)*.2*x ^ f Jfift 
MN1 MN2 
Figure G.l - AC equivalent model of VCT 
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The nodal admittance matrix is derived as 
sBi + Gj sBlx 
sB, 
sB„ 
sBr + Gr 
sBu 
sBr 
SByx SBy + Gy iy-gp*V\-g„lVx 
...(G.l) 
Suppressing node vx results in a 2x2 matrix given by 
J S , + Gj 
sBx+Gx + gnl 
sByl+gp4 
{sByx + gn2){sBxX+gpX) 
sB
x + GX+gn\ 
SBiy-




sBx + Gx+gni 
s B
XyByX + sBXygn2 






The details regarding the matrix elements are given in Table G. 1. The transconductance 
of the VCT is determined as element 721 in (G.2). Shorting the input and output terminals 
together results in the elements of the admittance matrix being added, producing an active 






Table G.l - Details describing the admittance matrix elements of (G.l) and (G.2) 
:
 ^gspl + Ggbp\ + Ggdp\ + Ggsp4 + Ggbp4 + ^gdp4> By : Cgdn2 + C' dbril + Cgdp2 + Cdbp2 ' Cgdp4 + Cdbp4 
:
 ^gsn\ + ^gbn\ + ^' dbn\ + Gdbp\ + Cgdpl + Cdbpl + Cgdpl + C#m2 + Cgbn2 + Cgrf«2 i S l IJC = 5x1 = ' -gdp\ 
B\y ~ By\ ~ ~Cgdp4' Bxy = Byx = ~Ggdn2' Gx = Sdn\ + 8dp\ + 8 dpi; Gy = £</«2 + £«Jp4 + 8dp2> G\=Q 
d2 = B\Bx ~ B\xBx\ + B\yBx ~ B\xBxy + By\Bx ~ ByxBx\ + ByBx ~ BxyByx> d\ = G\Bx + Sn\B\ + B\Gx 
-
 B\xSp\ + B\yg„l + B\yGx + 8p4Bx + By\8n\ + By\Gx - 8n2Bx\ ~ Byx8p\ + GyBx + By8n\ + ByGx + 8n2Bxy 
d0 = G\8n\ + G\Gx + 8p48n\ + 8p4Gx ~ 8n28p\ + Gy8n\ + GyGx 
H CMOS Voltage-to-Current Transducer 
The nodal admittance matrix of the CMOS VCT shown in Figure 1.13 (with a 






















This VCT was used for the design of the active inductor described by (4.1). The details 
















+ Cgb\ + Cgd 
+ Q M + Qfc-






sCgdu Yn=-sCgdf- YH=Y15=0; Y2l=gpl -sCgdl; Y22=G] +gnl +sC2; 
=Y25 - 0; 731 = g p 4 - ^ C g r f 7 ; 7 3 2 = g „ 2 - sGgd4> ^33 = ^ 2 + sGi! ^34 = 8p2 
, Y4i=Y42 =0; 743 = - s C g d i ; Y44 =.sC4; 745 = - s C g d 5 ; Y5l = Y52 =0; F53 =-





+ Cgsi + CgM + C g d 7 ; C2 = Q M + Cdb2 + Cgs2 + Cgb2 + CgM + Cgs4 + Cgdi + Cgrf3; 
+ Q M + Cgd& + Cgdi + cgd4 + Cgrf3; C4 = C g i 3 + Cgrf3 + Cgb3 + Cgs5 + Cgb5 + Cgd5; 
+ Cgs& + Cgb% + Cg66 +Cgdi+ Cgd$ '< G\ = Sds\ + Sds2 > G2 = Sdsi + Sds4 
G3 =gds6+gds(,> 
A A A 
=
 ^13 _ ^ 1 2 ^ 2 3 1 Y22;yH = Y14 - YnY24 / Y22; j 3 ] = F3 1 - ^ 2 ^ 2 1 ^ 2 2 ^ 4 1 = 
*33 _ *35 ^ 53 1 *55 ~~ *32*23 IY22\B = YJ4 - F 3 5 F 5 4 / F55 - F32F24 1 *22 J 
^43 ~~ ^45^53 1 *55 ~ *42*23 IY12,D = F 4 4 - Y45Y54 / Y55 - F 4 2 F 2 4 / Y22\ 
+ Sdsl + SdsS> 
Y4\ ~ ^42^21 ^ 2 2 ^ 
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